Your browser failed to load CSS style sheets. Your browser or web proxy might not support elliptic-curve TLS

Building network automation solutions

9 module online course

Start now!
back to overview

Video: Big- or Small-Buffer Switches

After describing the basics of internal data center switch architectures, JR Rivers focused on the crux of the problem the vendors copiously exploit to create a confusopoly: is it better to use big- or small-buffer switches?

You’ll need at least free subscription to watch the video.

Please read our Blog Commenting Policy before writing a comment.


  1. Sigh. To me it's not the size of the buffer but how it is managed - aqm and fq would help big buffered switches also - fq speeding up small transactions in particular.

  2. Realistically, I think boxes with *intelligent* small buffers make the most sense. "Large buffer" is relative w/6tbps+ ASICs...

    We want CAKE (or at least fq-codel) in silicon.
    & if you haven't seen Mark Handley's NDP demo video, it'll blow your mind:

    1. Awesome concept ;) So glad to see at least some people are thinking outside of the usual box.

      Do have to mention though that the idea of clearing CLP bit on the last ATM cell in an AAL5 frame once you start dropping the cells due to congestion is a bit like trimming the packet down to its header ;)


Constructive courteous comments are most welcome. Anonymous trolling will be removed with prejudice.